The Tiny Tera: A Packet Switch Core

نویسندگان

  • Nick McKeown
  • Martin Izzard
  • Adisak Mekkittikul
  • William Ellersick
  • Mark Horowitz
چکیده

In this paper, we present the Tiny Tera: a small packet switch with an aggregate bandwidth of 320Gb/s. The Tiny Tera is a CMOS-based input-queued, fixed-size packet switch suitable for a wide range of applications such as a highperformance ATM switch, the core of an Internet router or as a fast multiprocessor interconnect. Using off-the-shelf technology, we plan to demonstrate that a very highbandwidth switch can be built without the need for esoteric optical switching technology. By employing novel scheduling algorithms for both unicast and multicast traffic, the switch will have a maximum throughput close to 100%. Using novel highspeed chip-to-chip serial link technology, we plan to reduce the physical size and complexity of the switch, as well as the system pin-count.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Tiny Tera:1 A Packet Switch Core

In this paper, we present the Tiny Tera: a small packet switch with an aggregate bandwidth of 320Gb/s. The Tiny Tera is a CMOS-based input-queued, fixed-size packet switch suitable for a wide range of applications such as a highperformance ATM switch, the core of an Internet router or as a fast multiprocessor interconnect. Using off-the-shelf technology, we plan to demonstrate that a very highb...

متن کامل

A small high-bandwidth ATM switch

The Tiny Tera is an all-CMOS 320 Gbps, input-queued ATM switch suitable for nonATM applications such as the core of an Internet router. The Tiny Tera efficiently supports both unicast and multicast traffic. Instead of using optical switching technology, we achieve a high switching-bandwidth by using less expensive and proven CMOS technology. Because of limitations in memory and interconnectionb...

متن کامل

A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches

This paper describes the design of a novel CMOS 2 Gb/s asymmetric serial link. The serial link is designed for systems that use high speed chip-to-chip communications. In such designs, power dissipation is a common problem, particularly when multiple serial links are required on one chip. The power arises primarily from the phase adjustment circuitry used to align data with the clock. This circ...

متن کامل

Design and Implementation of a Fast Crossbar Scheduler

We would like to thank Adisak Mekkittikul for help and numerous discussions about the scheduler design, particularly with the pipelining technique described on page 2. 11 References [1] http://tiny-tera.stanford.edu/tiny-tera [2] N.McKeown, " Scheduling Cells in an input-queued switch, " PhD Thesis,

متن کامل

6 . 3 Preprocessing the input vector

We would like to thank Adisak Mekkittikul for help and numerous discussions about the scheduler design, particularly with the pipelining technique described on page 2. 11 References [1] http://tiny-tera.stanford.edu/tiny-tera [2] N.McKeown, " Scheduling Cells in an input-queued switch, " PhD Thesis,

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • CoRR

دوره cs.NI/9810006  شماره 

صفحات  -

تاریخ انتشار 1997